"Hardness Analysis and Instrumentation of Verilog Gate Level Code for ..."

Abdul Rafay Khatri, Ali Hayek, Josef Börcsök (2017)

> Home

Details and statistics

DOI: 10.1007/978-3-319-56258-2_11

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/arc/KhatriHB17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/arc/KhatriHB17
Abdul Rafay Khatri, Ali Hayek, Josef Börcsök:
Hardness Analysis and Instrumentation of Verilog Gate Level Code for FPGA-based Designs. ARC 2017: 118-128

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.