"An FPGA run-time parameterisable Log-Normal Random Number Generator."

Pedro Echeverría et al. (2008)

> Home

Details and statistics

DOI: 10.1007/978-3-540-78610-8_22

access: closed

type: Conference or Workshop Paper

metadata version: 2021-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/arc/EcheverriaTLL08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/arc/EcheverriaTLL08
Pedro Echeverría, David B. Thomas, Marisa López-Vallejo, Wayne Luk:
An FPGA run-time parameterisable Log-Normal Random Number Generator. ARC 2008: 219-230

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.