"A VLSI design of an arrayed pipelined Tomlinson-Harashima precoder for ..."

Kosuke Shimazaki et al. (2013)

> Home

Details and statistics

DOI: 10.1109/APSIPA.2013.6694149

access: closed

type: Conference or Workshop Paper

metadata version: 2023-06-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/apsipa/ShimazakiYHMKM13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/apsipa/ShimazakiYHMKM13
Kosuke Shimazaki, Shingo Yoshizawa, Yasuyuki Hatakawa, Tomoko Matsumoto, Satoshi Konishi, Yoshikazu Miyanaga:
A VLSI design of an arrayed pipelined Tomlinson-Harashima precoder for MU-MIMO systems. APSIPA 2013: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.