"Hardware-efficient EVD processor architecture in FastICA for epileptic ..."

Yi-Hsin Shih et al. (2012)

> Home

Details and statistics

DOI: —

access: closed

type: Conference or Workshop Paper

metadata version: 2021-08-08

- view
  - electronic edition @ ieee.org
- export record
  dblp key:
  - conf/apsipa/ShihCYC12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/apsipa/ShihCYC12
Yi-Hsin Shih, Tsan-Jieh Chen, Chia-Hsiang Yang, Herming Chiueh:
Hardware-efficient EVD processor architecture in FastICA for epileptic seizure detection. APSIPA 2012: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.