"An Improved FPGAs-Based Loop Pipeline Scheduling Algorithm for ..."

Zhenhua Guo et al. (2013)

> Home

Details and statistics

DOI: 10.1007/978-3-642-45293-2_23

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/appt/GuoWZS13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/appt/GuoWZS13
Zhenhua Guo, Yanxia Wu, Guoyin Zhang, Tianxiang Sui:
An Improved FPGAs-Based Loop Pipeline Scheduling Algorithm for Reconfigurable Compiler. APPT 2013: 307-318

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.