"Up to 13.7% Increase in Throughput of RISC V SoC Using Timing Speculative ..."

Srikrishna Vasudev, Kartickraj K, Anuj Grover (2022)

> Home

Details and statistics

DOI: 10.1109/APCCAS55924.2022.10090381

access: closed

type: Conference or Workshop Paper

metadata version: 2023-04-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/apccas/VasudevKG22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/apccas/VasudevKG22
Srikrishna Vasudev, Kartickraj K, Anuj Grover:
Up to 13.7% Increase in Throughput of RISC V SoC Using Timing Speculative Razor SRAM. APCCAS 2022: 222-225

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.