"Design Exploration of In-Situ Error Correction for Multi-Bit ..."

Ting-An Lin, Po-Tsang Huang (2024)

> Home

Details and statistics

DOI: 10.1109/APCCAS62602.2024.10808209

access: closed

type: Conference or Workshop Paper

metadata version: 2025-03-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/apccas/LinH24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/apccas/LinH24
Ting-An Lin, Po-Tsang Huang:
Design Exploration of In-Situ Error Correction for Multi-Bit Computation-in-Memory Circuits. APCCAS 2024: 174-178

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.