"A Supply Noise Compensation Circuit for Clock Buffers to Reduce Timing Jitter."

Jing Li et al. (2018)

> Home

Details and statistics

DOI: 10.1109/APCCAS.2018.8605621

access: closed

type: Conference or Workshop Paper

metadata version: 2021-05-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/apccas/LiLDN18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/apccas/LiLDN18
Jing Li, Jian Luo, Yongfeng Ding, Ning Ning:
A Supply Noise Compensation Circuit for Clock Buffers to Reduce Timing Jitter. APCCAS 2018: 86-89

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.