"Design and Hardware Implementation of a STT-MRAM Based SoC Architecture ..."

Jiawang Hu et al. (2018)

> Home

Details and statistics

DOI: 10.1109/APCCAS.2018.8605721

access: closed

type: Conference or Workshop Paper

metadata version: 2019-01-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/apccas/HuLZLZ18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/apccas/HuLZLZ18
Jiawang Hu, Dongsheng Liu, Cong Zhang, Changxing Li, Hualong Zhao:
Design and Hardware Implementation of a STT-MRAM Based SoC Architecture for Smart Card Chip. APCCAS 2018: 309-312

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.