"A 1.93TOPS/W Deep Learning Processor with a Reconfigurable Processing ..."

Liao-Chuan Chen et al. (2022)

> Home

Details and statistics

DOI: 10.1109/APCCAS55924.2022.10090334

access: closed

type: Conference or Workshop Paper

metadata version: 2023-04-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/apccas/ChenLLLT22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/apccas/ChenLLLT22
Liao-Chuan Chen, Zhaofang Li, Yi-Jhen Lin, Kuan-Pei Lee, Kea-Tiong Tang:
A 1.93TOPS/W Deep Learning Processor with a Reconfigurable Processing Element Array Based on SRAM Access Optimization. APCCAS 2022: 15-19

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.