"The logical design of a 1-microsecond parallel adder using 1-megacycle ..."

Arnold Weinberger, Jay L. Smith (1956)

> Home

Details and statistics

DOI: 10.1145/1455410.1455450

access: closed

type: Conference or Workshop Paper

metadata version: 2021-04-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/aieeire/WeinbergerS56
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aieeire/WeinbergerS56
Arnold Weinberger, Jay L. Smith:
The logical design of a 1-microsecond parallel adder using 1-megacycle circuitry. AIEE-IRE Computer Conference (Western) 1956: 103-108

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.