"A Column-Parallel Time-Interleaved SAR/SS ADC for Computing in Memory with ..."

Yuandong Li, Li Du, Yuan Du (2023)

> Home

Details and statistics

DOI: 10.1109/AICAS57966.2023.10168604

access: closed

type: Conference or Workshop Paper

metadata version: 2023-07-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/aicas/LiDD23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aicas/LiDD23
Yuandong Li, Li Du, Yuan Du:
A Column-Parallel Time-Interleaved SAR/SS ADC for Computing in Memory with 2-8bit Reconfigurable Resolution. AICAS 2023: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.