"Improving system latency of AI accelerator with on-chip pipelined ..."

Wenxuan Chen et al. (2021)

> Home

Details and statistics

DOI: 10.1109/AICAS51828.2021.9458529

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/aicas/ChenWLDWY0GLZFY21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aicas/ChenWLDWY0GLZFY21
Wenxuan Chen, Zheng Wang, Ming Lei, Bo Dong, Zhuo Wang, Yongkui Yang, Chao Chen, Weiyu Guo, Chen Liang, Qian Zhang, Wenqi Fang, Zhibin Yu:
Improving system latency of AI accelerator with on-chip pipelined activation preprocessing and multi-mode batch inference. AICAS 2021: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.