"R3ToS based Partially Reconfigurable Data Flow Pipelined Network on chip."

Poornima Narayanasamy et al. (2018)

> Home

Details and statistics

DOI: 10.1109/AHS.2018.8541478

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ahs/NarayanasamyMGA18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ahs/NarayanasamyMGA18
Poornima Narayanasamy, Santhi Muthurathinam, Seetharaman Gopalakrishnan, Tughrul Arslan, Sithu D. Sudarsan:
R3ToS based Partially Reconfigurable Data Flow Pipelined Network on chip. AHS 2018: 210-213

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.