"Fault insertion techniques and models for digital logic simulation."

Stephen A. Szygenda, Edward W. Thompson (1972)

Details and statistics

DOI: 10.1145/1480083.1480112

access: closed

type: Conference or Workshop Paper

metadata version: 2019-08-04