"Nanosecond threshold logic gates for 16 X 16 bit, 80 ns LSI multiplier."

Lutz J. Micheel (1969)

> Home

Details and statistics

DOI: 10.1145/1478559.1478614

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/afips/Micheel69
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/afips/Micheel69
Lutz J. Micheel:
Nanosecond threshold logic gates for 16 X 16 bit, 80 ns LSI multiplier. AFIPS Fall Joint Computing Conference 1969: 463-468

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.