"Improving IEEE 1588v2 time synchronization performance with phase locked loop."

Rico Hartono Jahja et al. (2014)

> Home

Details and statistics

DOI: 10.1109/ACSSC.2014.7094439

access: closed

type: Conference or Workshop Paper

metadata version: 2017-06-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/acssc/JahjaDHKPS14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/acssc/JahjaDHKPS14
Rico Hartono Jahja, Saurav Dahal, Suk-Seung Hwang, Goo-Rak Kwon, Jae-Young Pyun, Seokjoo Shin:
Improving IEEE 1588v2 time synchronization performance with phase locked loop. ACSSC 2014: 252-257

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.