"VLSI Hardware Architecture of Neural A* Path Planner."

Lingyi Huang et al. (2022)

> Home

Details and statistics

DOI: 10.1109/IEEECONF56349.2022.10052028

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/acssc/HuangZGZY22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/acssc/HuangZGZY22
Lingyi Huang, Xiao Zang, Yu Gong, Boyang Zhang, Bo Yuan:
VLSI Hardware Architecture of Neural A* Path Planner. IEEECONF 2022: 334-338

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.