"A 7-Round Parallel Hardware-Saving Accelerator for Gaussian and DoG ..."

Jingbang Qiu, Tianci Huang, Takeshi Ikenaga (2009)

> Home

Details and statistics

DOI: 10.1007/978-3-642-12297-2_8

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/accv/QiuHI09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/accv/QiuHI09
Jingbang Qiu, Tianci Huang, Takeshi Ikenaga:
A 7-Round Parallel Hardware-Saving Accelerator for Gaussian and DoG Pyramid Construction Part of SIFT. ACCV (3) 2009: 75-84

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.