"Design of QRS Detection and Heart Rate Estimation System on FPGA."

Sudheer Kurakula et al. (2011)

> Home

Details and statistics

DOI: 10.1007/978-3-642-22726-4_18

access: closed

type: Conference or Workshop Paper

metadata version: 2020-10-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/acc/KurakulaSPD11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/acc/KurakulaSPD11
Sudheer Kurakula, A. S. D. P. Sudhansh, Roy Paily, Samarendra Dandapat:
Design of QRS Detection and Heart Rate Estimation System on FPGA. ACC (4) 2011: 165-174

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.