"Design of optimized reversible multiplier for high speed DSP application."

A. N. Nagamani et al. (2015)

> Home

Details and statistics

DOI: 10.1109/ICICS.2015.7459869

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/IEEEicics/NagamaniPHA15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/IEEEicics/NagamaniPHA15
A. N. Nagamani, H. Vishnu Prasad, Rajendra S. Hathwar, Vinod Kumar Agrawal:
Design of optimized reversible multiplier for high speed DSP application. ICICS 2015: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.