"Parallel 3-Pixel Labeling Method and its Hardware Architecture Design."

Shyue-Wen Yang et al. (2009)

> Home

Details and statistics

DOI: 10.1109/IAS.2009.74

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/IEEEias/YangSLHCT09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/IEEEias/YangSLHCT09
Shyue-Wen Yang, Ming-Hwa Sheu, Jun-Jie Lin, Chuang-Chun Hu, Tzu-Hsiung Chen, Shau-Yin Tseng:
Parallel 3-Pixel Labeling Method and its Hardware Architecture Design. IAS 2009: 185-188

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.