"A Gate Level Analysis of Transient Faults Effects on Dual-Core Chip-Multi ..."

Moslem Didehban et al. (2011)

> Home

Details and statistics

DOI: 10.1109/ARES.2011.61

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/IEEEares/DidehbanSSC11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/IEEEares/DidehbanSSC11
Moslem Didehban, Ario Sadafi, Sajjad Salehi, Mohammad Bagher Chami:
A Gate Level Analysis of Transient Faults Effects on Dual-Core Chip-Multi Processors. ARES 2011: 365-370

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.