default search action

combined dblp search
author search
venue search
publication search

ask others

Gottfried Fuchs

> Home > Persons

Person information

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

2010 – 2019

see FAQ

What is the meaning of the colors in the publication lists?

2011
[j1]
- view
  - electronic edition via DOI (open access)
  - details & citations
  authority control:
- export record
  dblp key:
  - journals/jece/FuchsS11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jece/FuchsS11
Gottfried Fuchs, Andreas Steininger:
VLSI Implementation of a Distributed Algorithm for Fault-Tolerant Clock Generation. J. Electr. Comput. Eng. 2011: 936712:1-936712:23 (2011)

2000 – 2009

see FAQ

What is the meaning of the colors in the publication lists?

2009
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/async/FuchsFS09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/async/FuchsFS09
Gottfried Fuchs, Matthias Függer, Andreas Steininger:
On the Threat of Metastability in an Asynchronous Fault-Tolerant Clock Generation Scheme. ASYNC 2009: 127-136
2008
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/dsd/FuchsFSS08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dsd/FuchsFSS08
Gottfried Fuchs, Matthias Függer, Ulrich Schmid, Andreas Steininger:
Mapping a Fault-Tolerant Distributed Algorithm to Systems on Chip. DSD 2008: 242-249
[i1]
- view
  - electronic edition @ dagstuhl.de (open access)
  - details & citations
- export record
  dblp key:
  - conf/dagstuhl/Fuchs08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dagstuhl/Fuchs08
Gottfried Fuchs:
Implications of VLSI Fault Models and Distributed Systems Failure Models - A hardware designer's view. Fault-Tolerant Distributed Algorithms on VLSI Chips 2008
2006
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/dft/FerringerFSK06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dft/FerringerFSK06
Markus Ferringer, Gottfried Fuchs, Andreas Steininger, Gerald Kempf:
VLSI Implementation of a Fault-Tolerant Distributed Clock Generation. DFT 2006: 563-571
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/edcc/FuggerSFK06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/edcc/FuggerSFK06
Matthias Függer, Ulrich Schmid, Gottfried Fuchs, Gerald Kempf:
Fault-Tolerant Distributed Clock Generation in VLSI Systems-on-Chip. EDCC 2006: 87-96

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.