default search action

combined dblp search
author search
venue search
publication search

ask others

Hong Chich Chou

> Home > Persons

Person information

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

Journal Articles

see FAQ

What is the meaning of the colors in the publication lists?

1995
[j6]
- view
  authority control:
- export record
  dblp key:
  - journals/tpds/ChouC95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tpds/ChouC95
Hong Chich Chou, Chung-Ping Chung:
An Optimal Instruction Scheduler for Superscalar Processor. IEEE Trans. Parallel Distributed Syst. 6(3): 303-313 (1995)
1994
[j5]
- view
  authority control:
- export record
  dblp key:
  - journals/cor/ChouC94
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cor/ChouC94
Hong Chich Chou, Chung-Ping Chung:
Optimal multiprocessor task scheduling using dominance and equivalence relations. Comput. Oper. Res. 21(4): 463-475 (1994)
1993
[j4]
- view
  authority control:
- export record
  dblp key:
  - journals/bit/ChouC93
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/bit/ChouC93
Hong Chich Chou, Chung-Ping Chung:
Modeling of Superscalar Instruction Scheduling and Analysis of a Heuristic Scheduling Algorithm. BIT 33(3): 354-371 (1993)
1992
[j3]
- view
  authority control:
- export record
  dblp key:
  - journals/ijhsc/ChouC92
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijhsc/ChouC92
Hong Chich Chou, Chung-Ping Chung:
Upper Bound Analysis of Scheduling Arbitrary-Delay Instructions on Typed Pipelined Processors. Int. J. High Speed Comput. 4(4): 301-312 (1992)
[j2]
- view
  authority control:
- export record
  dblp key:
  - journals/pc/ChouC92
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/pc/ChouC92
Hong Chich Chou, Chung-Ping Chung:
A bound analysis of scheduling instructions on pipelined processors with a maximal delay of one cycle. Parallel Comput. 18(4): 393-399 (1992)
1989
[j1]
- view
  - electronic edition @ sinica.edu.tw (archived)
  - details & citations
- export record
  dblp key:
  - journals/jise/ChungJCC89
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jise/ChungJCC89
Chung-Ping Chung, Shyi-Chyi Jeng, Hong Chich Chou, Cheng Chen:
Design of Dual-ALU CRISC and Its Concurrent Execution . J. Inf. Sci. Eng. 5(3): 251-274 (1989)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.