default search action

combined dblp search
author search
venue search
publication search

ask others

Kwang-Hee Choi

> Home > Persons

Person information

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

2010 – 2019

see FAQ

What is the meaning of the colors in the publication lists?

2018
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/LeeKCKCCKPS18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/LeeKCKCCKPS18
Minseob Lee, Shinwoong Kim, Hwasuk Cho, Jahyun Koo, Kwang-Hee Choi, Jin-Hyeok Choi, Byungsub Kim, Hong-June Park, Jae-Yoon Sim:
A 0.3-to-1.2V frequency-scalable fractional-N ADPLL with a speculative dual-referenced interpolating TDC. ISSCC 2018: 122-124
2017
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/ChoSCCKPS17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/ChoSCCKPS17
Hwasuk Cho, Kihwan Seong, Kwang-Hee Choi, Jin-Hyeok Choi, Byungsub Kim, Hong-June Park, Jae-Yoon Sim:
8.7 A 0.0047mm² highly synthesizable TDC- and DCO-less fractional-N PLL with a seamless lock range of fREF to 1GHz. ISSCC 2017: 154-155

2000 – 2009

see FAQ

What is the meaning of the colors in the publication lists?

2009
[j2]
- view
  authority control:
- export record
  dblp key:
  - journals/tcas/ChoiSSP09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/ChoiSSP09
Kwang-Hee Choi, Jung-Bum Shin, Jae-Yoon Sim, Hong-June Park:
An Interpolating Digitally Controlled Oscillator for a Wide-Range All-Digital PLL. IEEE Trans. Circuits Syst. I Regul. Pap. 56-I(9): 2055-2063 (2009)
2008
[j1]
- view
  authority control:
- export record
  dblp key:
  - journals/tcas/ParkCSSP08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/ParkCSSP08
Sang-Hune Park, Kwang-Hee Choi, Jung-Bum Shin, Jae-Yoon Sim, Hong-June Park:
A Single-Data-Bit Blind Oversampling Data-Recovery Circuit With an Add-Drop FIFO for USB2.0 High-Speed Interface. IEEE Trans. Circuits Syst. II Express Briefs 55-II(2): 156-160 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.