default search action

combined dblp search
author search
venue search
publication search

ask others

Naheem Olakunle Adesina

> Home > Persons

Person information

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

2020 – today

see FAQ

What is the meaning of the colors in the publication lists?

2023
[c7]
- view
  authority control:
- export record
  dblp key:
  - conf/ccwc/AdesinaKX23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ccwc/AdesinaKX23
Naheem Olakunle Adesina, Md Azmot Ullah Khan, Jian Xu:
Design of Energy Efficient Ring Oscillator and Full Adder Circuit using Compact Model of MoS2 Channel TFET. CCWC 2023: 907-914
[c6]
- view
  authority control:
- export record
  dblp key:
  - conf/ccwc/AdesinaWMK23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ccwc/AdesinaWMK23
Naheem Olakunle Adesina, Baorui Wang, William Morell, Md Azmot Ullah Khan:
Experimental Analyses of a Noise-Based True Random Number Generator. CCWC 2023: 915-918
2021
[c5]
- view
  authority control:
- export record
  dblp key:
  - conf/ccece/AdesinaKS21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ccece/AdesinaKS21
Naheem Olakunle Adesina, Md Azmot Ullah Khan, Ashok Srivastava:
High Q-Factor Graphene-Based Inductor CMOS LC Voltage Controlled Oscillator for PLL Applications. CCECE 2021: 1-7
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/ccece/KhanAX21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ccece/KhanAX21
Md Azmot Ullah Khan, Naheem Olakunle Adesina, Jian Xu:
Modeling of MoS2 Tunnel Field Effect Transistor in Verilog-A for VLSI Circuit Design. CCECE 2021: 1-6
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/ccwc/AdesinaSK21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ccwc/AdesinaSK21
Naheem Olakunle Adesina, Ashok Srivastava, Md Azmot Ullah Khan:
Evaluating the Performances of Memristor, FinFET, and Graphene TFET in VLSI Circuit Design. CCWC 2021: 591-595
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/ises/AdesinaKX21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ises/AdesinaKX21
Naheem Olakunle Adesina, Md Azmot Ullah Khan, Jian Xu:
Design and Performance Comparisons of Tri-State Buffer Driver in Graphene, TMDC, and CNT-Based Transistor Technologies. iSES 2021: 289-293
2020
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/uemcom/AdesinaS20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/uemcom/AdesinaS20
Naheem Olakunle Adesina, Ashok Srivastava:
A 250 MHz-to-1.6 GHz Phase Locked Loop Design in Hybrid FinFET-Memristor Technology. UEMCON 2020: 901-906

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.