default search action

combined dblp search
author search
venue search
publication search

ask others

Fikret Dülger

Fikret Dulger

> Home > Persons

This is just a disambiguation page, and is not intended to be the bibliography of an actual person. Any publication listed on this page has not been assigned to an actual author yet. If you know the true author of one of the publications listed below, you are welcome to contact us.

Person information

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

Journal Articles

see FAQ

What is the meaning of the colors in the publication lists?

2011
[j5]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/StaszewskiWDE11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/StaszewskiWDE11
Robert Bogdan Staszewski, Khurram Waheed, Fikret Dülger, Oren E. Eliezer:
Spur-Free Multirate All-Digital PLL for Mobile Phones in 65 nm CMOS. IEEE J. Solid State Circuits 46(12): 2904-2919 (2011)
[j4]
- view
  authority control:
- export record
  dblp key:
  - journals/tcas/WaheedSDUV11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/WaheedSDUV11
Khurram Waheed, Robert Bogdan Staszewski, Fikret Dülger, Mahbuba Sheba Ullah, Socrates D. Vamvakos:
Spurious-Free Time-to-Digital Conversion in an ADPLL Using Short Dithering Sequences. IEEE Trans. Circuits Syst. I Regul. Pap. 58-I(9): 2051-2060 (2011)
2006
[j3]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/BakkalogluFMPFD06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/BakkalogluFMPFD06
Bertan Bakkaloglu, Paul Fontaine, Ahmed Nader Mohieldin, Solti Peng, Sher Jiun Fang, Fikret Dülger:
A 1.5-V multi-mode quad-band RF receiver for GSM/EDGE/CDMA2K in 90-nm digital CMOS process. IEEE J. Solid State Circuits 41(5): 1149-1159 (2006)
2003
[j2]
- view
  authority control:
- export record
  dblp key:
  - journals/jssc/DulgerSS03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/DulgerSS03
Fikret Dulger, Edgar Sánchez-Sinencio, José Silva-Martínez:
A 1.3-V 5-mW fully integrated tunable bandpass filter at 2.1 GHz in 0.35-μm CMOS. IEEE J. Solid State Circuits 38(6): 918-928 (2003)
1997
[j1]
- view
  authority control:
- export record
  dblp key:
  - journals/tfs/CilingirogluPGD97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tfs/CilingirogluPGD97
Ugur Çilingiroglu, Banu Pamir, Zeki Sezgin Günay, Fikret Dülger:
Sampled-analog implementation of application-specific fuzzy controllers. IEEE Trans. Fuzzy Syst. 5(3): 431-442 (1997)

Conference and Workshop Papers

see FAQ

What is the meaning of the colors in the publication lists?

2011
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/isscc/StaszewskiWVDWHE11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/StaszewskiWVDWHE11
Robert Bogdan Staszewski, Khurram Waheed, Sudheer K. Vemulapalli, Fikret Dulger, John L. Wallberg, Chih-Ming Hung, Oren E. Eliezer:
Spur-free all-digital PLL in 65nm for mobile phones. ISSCC 2011: 52-54
2010
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/cicc/WaheedSSDV10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/WaheedSSDV10
Khurram Waheed, Mahbuba Sheba, Robert Bogdan Staszewski, Fikret Dulger, Socrates D. Vamvakos:
Spurious free time-to-digital conversion in an ADPLL using short dithering sequences. CICC 2010: 1-4
2006
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/DulgerFMFBF06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/DulgerFMFBF06
Fikret Dülger, Sher Jiun Fang, Ahmed Nader Mohieldin, Paul Fontaine, Abdellatif Bellaouar, Michel Frechette:
A quad-band receiver for GSM/GPRS/EDGE in 90 nm digital CMOS. ISCAS 2006
2002
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/DulgerS02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/DulgerS02
Fikret Dülger, Edgar Sánchez-Sinencio:
Design trade-offs of a symmetric linearized CMOS LC VCO. ISCAS (4) 2002: 397-400

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.