default search action

combined dblp search
author search
venue search
publication search

ask others

Jose Raul Garcia Ordaz

> Home > Persons

Person information

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

Books and Theses

see FAQ

What is the meaning of the colors in the publication lists?

2018
[b1]
- view
- export record
  dblp key:
  - phd/ethos/Ordaz18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/phd/ethos/Ordaz18
Jose Raul Garcia Ordaz:
Dynamic CPU ISA customizations through FPGA interlays. University of Manchester, UK, 2018

Journal Articles

see FAQ

What is the meaning of the colors in the publication lists?

2012
[j1]
- view
  - electronic edition @ ipn.mx (open access)
  - details & citations
- export record
  dblp key:
  - journals/cys/OrdazRVLM12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cys/OrdazRVLM12
Jose Raul Garcia Ordaz, Marco Antonio Ramírez Salinas, Luis A. Villa Vargas, Herón Molina Lozano, Cuauhtémoc Peredo Macías:
A Reorder Buffer Design for High Performance Processors. Computación y Sistemas 16(1) (2012)

Conference and Workshop Papers

see FAQ

What is the meaning of the colors in the publication lists?

2018
[c5]
- view
  authority control:
- export record
  dblp key:
  - conf/asap/OrdazK18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asap/OrdazK18
Jose Raul Garcia Ordaz, Dirk Koch:
A Soft Dual-Processor System with a Partially Run-Time Reconfigurable Shared 128-Bit SIMD Engine. ASAP 2018: 1-8
2017
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/fpl/OrdazK17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/OrdazK17
Jose Raul Garcia Ordaz, Dirk Koch:
Making a case for an ARM Cortex-A9 CPU interlay replacing the NEON SIMD unit. FPL 2017: 1-4
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/fpl/VaishnavOK17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/VaishnavOK17
Anuj Vaishnav, Jose Raul Garcia Ordaz, Dirk Koch:
A security library for FPGA interlays. FPL 2017: 1-4
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/heart/OrdazK17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/heart/OrdazK17
Jose Raul Garcia Ordaz, Dirk Koch:
HLS Compilation for CPU Interlays. HEART 2017: 27:1-27:6
2016
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/asap/OrdazK16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asap/OrdazK16
Jose Raul Garcia Ordaz, Dirk Koch:
soft-NEON: A study on replacing the NEON engine of an ARM SoC with a reconfigurable fabric. ASAP 2016: 229-230

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.