default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDMicroprocessors and Microsystems, Volume 41
Volume 41, March 2016
- Shupeng Wang, Kai Huang:
Improving the efficiency of functional verification based on test prioritization. 1-11 - Toni Mancini
, Federico Mari, Annalisa Massini, Igor Melatti, Enrico Tronci:
Anytime system level verification via parallel random exhaustive hardware in the loop simulation. 12-28 - Haytham Elmiligi, Fayez Gebali, M. Watheq El-Kharashi:
Multi-dimensional analysis of embedded systems security. 29-36 - Dur-e-Shahwar Kundi, Arshad Aziz, Nassar Ikram:
A high performance ST-Box based unified AES encryption/decryption architecture on FPGA. 37-46 - Hassen Mestiri, Fatma Kahri, Belgacem Bouallegue, Mohsen Machhout:
A high-speed AES design resistant to fault injection attacks. 47-55 - Amin Jarrah, Mohsin M. Jamali:
FPGA based architecture of Extensive Cancellation Algorithm (ECA) for Passive Bistatic Radar (PBR). 56-66 - Teodora Sanislav, George Dan Mois, Liviu Miclea:
An approach to model dependability of cyber-physical systems. 67-76
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-31 21:47 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
