


default search action
10th SLIP 2008: Newcastle, UK
- Ion I. Mandoiu, Andrew A. Kennings:
The Tenth International Workshop on System-Level Interconnect Prediction (SLIP 2008), Newcastle, UK, April 5-8, 2008, Proceedings. ACM 2008, ISBN 978-1-59593-918-0
FPGA interconnect modeling and architectures
- Terrence S. T. Mak, N. Pete Sedcole, Peter Y. K. Cheung, Wayne Luk:
Interconnection lengths and delays estimation for communication links in FPGAs. 1-10 - Sumanta Chaudhuri
, Sylvain Guilley, Philippe Hoogvorst, Jean-Luc Danger:
Efficient tiling patterns for reconfigurable gate arrays. 11-18
Timing optimization
- Arkadiy Morgenshtein, Eby G. Friedman, Ran Ginosar, Avinoam Kolodny:
Timing optimization in logic with interconnect. 19-26 - Tuhina Samanta, Prasun Ghosal, Hafizur Rahaman
, Parthasarathi Dasgupta:
Revisiting fidelity: a case of elmore-based Y-routing trees. 27-34
Multi-core architectures
- Gerard J. M. Smit, André B. J. Kokkeler, Pascal T. Wolkotte, Marcel D. van de Burgwal:
Multi-core architectures and streaming applications. 35-42
High-performance communication links
- Rostislav (Reuven) Dobkin, Arkadiy Morgenshtein, Avinoam Kolodny, Ran Ginosar:
Parallel vs. serial on-chip communication. 43-50 - Terrence S. T. Mak, Crescenzo D'Alessandro, N. Pete Sedcole, Peter Y. K. Cheung, Alexandre Yakovlev, Wayne Luk:
Global interconnections in FPGAs: modeling and performance analysis. 51-58 - Duraid Madina, Makoto Taiji:
Circuit and physical design of the MDGRAPE-4 on-chip network links. 59-64
On-chip communication
- Basel Halak
, Santosh Shedabale, Hiran Ramakrishnan, Alexandre Yakovlev
, Gordon Russell:
The impact of variability on the reliability of long on-chip interconnect in the presence of crosstalk. 65-72 - Jin Hu, Jarrod A. Roy, Igor L. Markov:
Sidewinder: a scalable ILP-based router. 73-80
Physical synthesis and on-chip delay optimization
- Simon W. Moore
, Daniel Greenfield:
The next resource war: computation vs. communication. 81-86 - Wim Heirman
, Joni Dambre
, Dirk Stroobandt, Jan M. Van Campenhout
:
Rent's rule and parallel programs: characterizing network traffic behavior. 87-94

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.