default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDNoCArc@MICRO 2015: Waikiki, HI, USA
- Masoumeh Ebrahimi, Riccardo Locatelli:
Proceedings of the 8th International Workshop on Network on Chip Architectures, NoCArc '15, Waikiki, HI, USA, December 5, 2015. ACM 2015, ISBN 978-1-4503-3963-6 - Onur Mutlu:
Rethinking Memory System Design (along with Interconnects). 1 - Johannes Ax
, Gregor Sievers, Martin Flasskamp, Wayne Kelly, Thorsten Jungeblut, Mario Porrmann:
System-Level Analysis of Network Interfaces for Hierarchical MPSoCs. 3-8 - Jie Jian, Mingche Lai, Liquan Xiao:
A Low-Latency and High-Throughput Multiple-Level Arbitration Scheme Supporting Quality-of-Service in Optical On-chip Network. 9-14 - Poona Bahrebar, Dirk Stroobandt:
Design of TSV-Sharing Topologies for Cost-Effective 3D Networks-on-Chip. 15-20 - Vaibhav Gogte, Doowon Lee, Ritesh Parikh, Valeria Bertacco:
NoCVision: A Network-on-Chip Dynamic Visualization Solution. 21-26 - Sergiu Carpov:
Task mapping and communication routing model for minimizing power consumption in multi-cores. 27-32 - Awet Yemane Weldezion, Masoumeh Ebrahimi, Masoud Daneshtalab, Hannu Tenhunen:
Automated Power and Latency Management in Heterogeneous 3D NoCs. 33-38 - Patrick Oury, Nick Heaton, Stewart Penman:
Methodology to verify, debug and evaluate performances of NoC based interconnects. 39-42
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-20 21:06 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
