default search action
MEDEA@PACT 2004: Antibes Juan-les-Pins, France
- Sandro Bartolini, Pierfrancesco Foglia, Roberto Giorgi, Cosimo Antonio Prete:
Proceedings of the 2004 workshop on MEmory performance - DEaling with Applications , systems and architecture, MEDEA '04, Antibes Juan-les-Pins, France, September 29 - October 3, 2004. ACM 2004 - Guests editor's introduction. 1-2
- Hanene Ben Fradj, Asmaa el Ouardighi, Cécile Belleudy, Michel Auguin:
Energy aware memory architecture configuration. 3-9 - Hyo-Joong Suh, Sung Woo Chung:
DRACO: optimized CC-NUMA system with novel dual-link interconnections to reduce the memory latency. 10-16 - Sami Yehia, Jean-Francois Collard, Olivier Temam:
Load squared: adding logic close to memory to reduce the latency of indirect loads with high miss ratios. 17-24 - Hiroaki Kobayashi, Isao Kotera, Hiroyuki Takizawa:
Locality analysis to control dynamically way-adaptable caches. 25-32 - Fumio Arakawa, Makoto Ishikawa, Yuki Kondo, Tatsuya Kamei, Motokazu Ozawa, Osamu Nishii, Toshihiro Hattori:
SH-X: an embedded processor core for consumer appliances. 33-40 - Afrin Naz, Mehran Rezaei, Krishna Kavi, Philip H. Sweany:
Improving data cache performance with integrated use of split caches, victim cache and stream buffers. 41-48 - Alex Pajuelo, Antonio González, Mateo Valero:
Speculative execution for hiding memory latency. 49-56 - Javier Verdú, Jorge García, Mario Nemirovsky, Mateo Valero:
The impact of traffic aggregation on the memory performance of networking applications. 57-62
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.