![](https://dblp.uni-trier.de./img/logo.320x120.png)
![search dblp search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
default search action
INA-OCMC@HiPEAC 2015: Amsterdam, The Netherlands
- Ninth International Workshop on Interconnection Network Architectures: On-Chip, Multi-Chip, INA-OCMC@HiPEAC 2015, Amsterdam, Netherlands, January 19, 2015. IEEE Computer Society 2015, ISBN 978-1-4799-1870-6
- Elena Kakoulli
, Vassos Soteriou
, Charalambos Koutsides, Kyriacos Kalli
:
Towards High-Performance and Power-Efficient Optical NoCs Using Silicon-in-Silica Photonic Components. 1-4 - Luca Ramini, Mahdi Tala
, Davide Bertozzi:
Contrasting Power Efficiency of Contention Resolution vs. Avoidance Strategies in Optical Ring Interconnects for Photonically-Integrated Embedded Systems. 5-8 - Yong Hu, Daniel Müller-Gritschneder
, Martha Johanna Sepúlveda, Guy Gogniat
, Ulf Schlichtmann
:
Automatic ILP-based Firewall Insertion for Secure Application-Specific Networks-on-Chip. 9-12 - Khaled Day
, Mohammad H. Al-Towaiq:
A Parallel Gauss-Seidel Algorithm on a 3D Torus Network-on-Chip Architecture. 13-16 - Thiago Raupp da Rosa, Romain Lemaire, Fabien Clermidy:
A Co-design Approach for Hardware Optimizations in Multicore Architectures Using MCAPI. 17-20
![](https://dblp.uni-trier.de./img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.