default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID1st FAC 2005: Edinburgh, UK
- Oded Maler:
Proceedings of the First Workshop on Formal Verification of Analog Circuits, FAC 2005, Edinburgh, UK, April 9, 2005. Electronic Notes in Theoretical Computer Science 153(3), Elsevier 2006 - Oded Maler:
Preface. 1-2 - Oded Maler:
Analog Circuit Verification: a State of an Art. 3-7 - Goran Frehse
, Bruce H. Krogh, Rob A. Rutenbar, Oded Maler:
Time Domain Verification of Oscillator Circuit Properties. 9-22 - Martin Freibothe, Jens Schönherr, Bernd Straube:
Formal Verification of the Quasi-Static Behavior of Mixed-Signal Circuits by Property Checking. 23-35 - Darius Grabowski, Daniel Platte, Lars Hedrich, Erich Barke:
Time Constrained Verification of Analog Circuits using Model-Checking Algorithms. 37-52 - Chris J. Myers, Reid R. Harrison, David Walter, Nicholas Seegmiller, Scott Little:
The Case for Analog Circuit Verification. 53-63 - Suwen Yang, Mark R. Greenstreet:
Analysing the Robustness of Surfing Circuits. 65-77
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-13 23:59 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
