default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDCGO 2004: San Jose, CA, USA
- 2nd IEEE / ACM International Symposium on Code Generation and Optimization (CGO 2004), 20-24 March 2004, San Jose, CA, USA. IEEE Computer Society 2004, ISBN 0-7695-2102-9
Optimizing Memory Performance
- Chi-Keung Luk, Robert Muth, Harish Patil, Robert S. Cohn, P. Geoffrey Lowney:
Ispike: A Post-link Optimizer for the Intel®Itanium®Architecture. 15-26 - Dongkeun Kim, Shih-Wei Liao, Perry H. Wang, Juan del Cuvillo, Xinmin Tian, Xiang Zou, Hong Wang, Donald Yeung, Milind Girkar, John Paul Shen:
Physical Experimentation with Prefetching Helper Threads on Intel's Hyper-Threaded Processors. 27-38 - Antonia Zhai, Christopher B. Colohan, J. Gregory Steffan, Todd C. Mowry:
Compiler Optimization of Memory-Resident Value Communication Between Speculative Threads. 39-52
New Frameworks
- Michael Dupré, Nathalie Drach, Olivier Temam:
VHC: Quickly Building an Optimizer for Complex Embedded Architectures. 53-64 - Sungdo Moon, Xinliang D. Li
, Robert Hundt, Dhruva R. Chakrabarti, Luis A. Lozano, Uma Srinivasan, Shin-Ming Liu:
SYZYGY - A Framework for Scalable Cross-Module IPO. 65-74 - Chris Lattner, Vikram S. Adve:
LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation. 75-88
More Memory Performance
- Kim M. Hazelwood, James E. Smith:
Exploring Code Cache Eviction Granularities in Dynamic Optimization Systems. 89-99 - Ali-Reza Adl-Tabatabai, Jay Bharadwaj, Michal Cierniak, Marsha Eng, Jesse Fang, Brian T. Lewis, Brian R. Murphy, James M. Stichnoth:
Improving 64-Bit Java IPF Performance by Compressing Heap References. 100-110 - Xiaoming Li, María Jesús Garzarán, David A. Padua:
A Dynamically Tuned Sorting Library. 111-124
Optimizing for Energy Efficienc
- Ramon Canal, Antonio González, James E. Smith:
Software-Controlled Operand-Gating. 125-136 - Yoav Almog, Roni Rosner, Naftali Schwartz, Ari Schmorak:
Specialized Dynamic Optimizations for High-Performance Energy-Efficient Microarchitecture. 137-150
Loop Scheduling
- Mikhail Smelyanskiy, Scott A. Mahlke, Edward S. Davidson:
Probabilistic Predicate-Aware Modulo Scheduling. 151-162 - Hongbo Rong, Zhizhong Tang, Ramaswamy Govindarajan, Alban Douillet, Guang R. Gao:
Single-Dimension Software Pipelining for Multi-Dimensional Loops. 163-174 - Hongbo Rong, Alban Douillet, Ramaswamy Govindarajan, Guang R. Gao:
Code Generation for Single-Dimension Software Pipelining of Multi-Dimensional Loops. 175-188
Instruction Scheduling
- Sebastian Winkel:
Exploring the Performance Potential of Itanium® Processors with ILP-based Scheduling. 189-200 - Manjunath Kudlur, Kevin Fan, Michael L. Chu, Rajiv A. Ravindran, Nathan Clark, Scott A. Mahlke:
FLASH: Foresighted Latency-Aware Scheduling Heuristic for Processors with Customized Datapaths. 201-212 - Shiliang Hu, James E. Smith:
Using Dynamic Binary Translation to Fuse Dependent Instructions. 213-226
Code Profiling
- Youfeng Wu, Maurício Breternitz Jr., Justin Quek, Orna Etzion, Jesse Fang:
The Accuracy of Initial Prediction in Two-Phase Dynamic Binary Translators. 227-238 - Rahul Joshi, Michael D. Bond, Craig B. Zilles:
Targeted Path Profiling: Lower Overhead Path Profiling for Staged Dynamic Optimization Systems. 239-250 - Sriraman Tallam, Xiangyu Zhang, Rajiv Gupta:
Extending Path Profiling across Loop Backedges and Procedure Boundaries. 251-264
Compile-time Optimization
- Fabrice Rastello, François de Ferrière, Christophe Guillon:
Optimizing Translation Out of SSA Using Renaming Constraints. 265-278 - Yonghua Ding, Zhiyuan Li:
A Compiler Scheme for Reusing Intermediate Computation Results. 279-290
Memory Profiling and Data Layout
- Byoungro So, Mary W. Hall, Heidi E. Ziegler:
Custom Data Layout for Memory Parallelism. 291-302 - Vlad-Mihai Panait, Amit Sasturkar, Weng-Fai Wong:
Static Identification of Delinquent Loads. 303-314 - Qiang Wu, Artem Pyatakov, Alexey Spiridonov, Easwaran Raman, Douglas W. Clark, David I. August:
Exposing Memory Access Regularities Using Object-Relative Memory Profiling. 315-324
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-19 20:52 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
