default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDMSP 2004: Washington, DC, USA
- Chen Ding, Stephen M. Blackburn:
Proceedings of the 2004 workshop on Memory System Performance, Washington, DC, USA, June 8, 2004. ACM 2004, ISBN 1-58113-941-1
Transformation
- Motohiro Kawahito, Hideaki Komatsu, Toshio Nakatani:
Instruction combining for coalescing memory accesses using global code motion. 2-11 - Qing Yi, Ken Kennedy, Haihang You, Keith Seymour, Jack J. Dongarra:
Automatic blocking of QR and LU factorizations for locality. 12-22 - Michelle Mills Strout, Paul D. Hovland
:
Metrics and models for reordering transformations. 23-34 - Kathryn S. McKinley:
Polar opposites: next generation languages and architectures. 35
Memory Systems
- Muhammad Shaaban, Edward Mulrane:
Improving trace cache hit rates using the sliding window fill mechanism and fill select table. 36-41 - Darren J. Kerbyson, Michael Lang, Gene Patino, Hossein Amidi:
An empirical performance analysis of commodity memories in commodity servers. 42-50
Analysis and Language Support
- David Koes, Mihai Budiu, Girish Venkataramani:
Programmer specified pointer independence. 51-59 - Changpeng Fang, Steve Carr, Soner Önder, Zhenlin Wang:
Reuse-distance-based miss-rate prediction on a per instruction basis. 60-68
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-03-08 00:52 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
